

Low Power D Flip Flop Design for VLSI Applications

A. Manikandan*

*Assistant Professor, ECE Department, SSM Institute of Engineering and Technology, Dindigul, India

Corresponding Email: *manikandan.aapece@ssmiet.ac.in

Received: 02 July 2021 Accepted: 26 September 2021 Published: 29 October 2021

Abstract: A flip-flop is a basic storage element used to store information. It is used to build RAM, latches, shift registers, counters, and other digital circuits. This paper proposes a new innovative design for D flip-flops. This design consumes much less power than previous flip-flop designs. The first proposed design introduces two gate-leakage transistors at the output gate using the GALEOR method. The second proposed design uses ONOFIC technology. Therefore, compared to the previous design, the power consumption of Design-I and Design-II is reduced by 35.61% and 34.36%, respectively. The proposed design is simulated using a Cadence tool using 90nm CMOS technology operating at 500MHz.

Keywords: Flip-Flop (FF), DTCMOS, LECTOR, GALEOR, ONOFIC.

1. INTRODUCTION

With the development of mobile applications and battery-operated devices, reducing the power consumption of these devices is a fundamental issue [1-4]. Therefore, the power consumption of VLSI circuits must be reduced to improve the performance of these devices. To reduce power consumption, many researchers devised different methods at different stages of the VLSI design cycle. Flip-flops are the basic storage elements used in digital systems [5-8]. Flip-flops in digital systems consume about 20-45% of the total system power. Therefore, the design of flip-flops is of great significance for improving the power consumption performance of digital systems [9]. Various flip-flop designs have been developed over the years. Flip-flops using transmission gates are the most commonly used flip-flops [10]. True single-phase clock (TSPC) flip-flops have emerged to overcome the high clock loading problem in this design. Flip flops are fundamental memory elements employed in digital systems [11].

The power consumed by flip flops in digital systems is around 20-45% of total system power [12]. Thus flip flop designs are crucial in enhancing the power consumption performance of the digital systems. Various flip flop designs have been developed over the years [13]. The



flip flop using transmission gate is the most commonly used flip flop. To overcome the high clock loading problem that exists in this design, true single- phase clocking (TSPC) flip flops came into picture [14]. A number of low power techniques have been worked upon by researchers such as dual threshold CMOS (DTCMOS) technique, multithreshold CMOS (MTCMOS) technique, transistor stacking, LECTOR etc [15]. This paper proposes new designs for D flip flop using GALEOR and ONOFIC approach. The proposed designs are enhancement of the LRFF (Logic structure reduction Flip Flop) design and use single phase clock for operation. This paper has been divided into five sections. Section II has a review of previously designed typical master-slave flip flops. The proposed flip flop design has been discussed in section III. In section IV performance indices and simulation results have been tabulated. Section V concludes the paper.

Literature Review

Researchers have studied many galvanic technologies such as DTCMOS (dual threshold CMOS) technology, MTCMOS (multiple threshold CMOS) technology, transistor stacking, LECTOR. The proposed design is a modification of the LRFF (Logical Structure Reduced Flip-Flop) design and operates using a single-phase clock [16]. This document is divided into five parts. The second part considers a previously designed general-purpose master-slave flip-flop [17].

Many flipflop designs are reviewed, where Fig.1 shows a conventional master slave type flip flop using transmission gate In this design there is drawback of high capacitive clock loading. Due to which there is a higher power consumption even in case of low data activity or static inputs [18]. In Fig.2 shows the circuit of a flip flop based on Adaptive Coupling scheme (ACFF). Here a differential latch structure has been used along with pass transistor logic. Instead of transmission gates nor p-type pass transistors are used [19].



Fig.1. Transmission-gate flip flop

Journal of Electronics, Computer Networking and Applied Mathematics ISSN: 2799-1156 Vol: 01, No. 02, Oct - Nov 2021 http://journal.hmjournals.com/index.php/JECNAM DOI: https://doi.org/10.55529/jecnam.12.18.27





Fig.2. Adaptive Coupling flipflop (ACFF)

A total of 22 transistors are used and the clock drives only four transistors. The pair of circuit for level restoration at master latch as a longer setup time. Also, there is a problem of power leakage ascertain input combinations [20].



Figure 3 Phase Compression Flip-Flop (TCFF)

Another flip flop design employing topologically compressed technique (TCFF) is shown in Fig.3.The design is obtained by simplifying combinational type circuit on the basis of logical equivalence.

The circuit uses single phase clock. The transistor count is 21 and the clock drives only three transistors. The design has a longer setup time as only two p-MOS transistors constitute a weak pullup network [21].



Fig.4 Logic structure Reduction flipflop (LRFF)

The logic structure of the reduced flip-flop (LRFF) showed in Figure 4 uses CMOS logic and complementary pass-transistor logic. An extra discharge path is provided between them as latch and the slave latch which enhance the timing parameters. Also there were no floating

Copyright The Author(s) 2021. This is an Open Access Article distributed under the CC BY license. (http://creativecommons.org/licenses/by/4.0/) 20

Journal of Electronics, Computer Networking and Applied Mathematics ISSN: 2799-1156 Vol: 01, No. 02, Oct - Nov 2021 http://journal.hmjournals.com/index.php/JECNAM DOI: https://doi.org/10.55529/jecnam.12.18.27



internal nodes while the circuit was in operating state which reduced the leakage power consumption. The circuit suffered from poor hold time performance [22].



Fig.5 Sleep transistor technique applied to inverter

To solve leakage power problem researchers have come up with various schemes. In Dual threshold CMOS (DTCMOS) technique devices that have low threshold voltages are used on paths with high delay while for other paths, transistors with high threshold voltages are utilized [23]. In Multithreshold CMOS (MTCMOS) high threshold devices are inserted between supply voltage and ground. These devices are switched off during standby mode which shuts down the powers supply to the circuit. This method is commonly known as Sleep Transistor. The need for complex control circuitry limits the use of sliding transistors [24].



Fig.6 Forced stack technique applied to inverter.

Another way to lower down the leakage current is the use of transistor stacks. In forced stacking, a transistor is replaced by two transistors whose width is half of the previous transistor. Thus when two or more transistors in series are turned off at the same time, leakage power is reduced. However, in this the propagation delay increases [25].

Journal of Electronics, Computer Networking and Applied Mathematics ISSN: 2799-1156 Vol: 01, No. 02, Oct - Nov 2021 http://journal.hmjournals.com/index.php/JECNAM DOI: https://doi.org/10.55529/jecnam.12.18.27





Fig.7 LECTOR method

LECTOR technology inserts two transistors between the pull-up and pull-down circuits that control leakage current [26]. The two transistors are arranged in such a way that one of them is always off. Thus, there is an increase in off transistor count creating stack effect. Anyhow, sizing the sleep transistor correctly is important. GALEOR technology inserts p-MOS and n-MOS transistors in the pull-up and pull-down circuits. In both transistors, the gate is controlled by the drain. GALEOR technique introduces stacking effect and there by reduces leakage power [27].



Fig.8 GALEOR technique

In ONOFIC (On/Off logic) approach there is an insertion of On/Off logic circuitry consisting of an n-MOS and p-MOS transistor. The ONOFIC circuit provides a good conduction path when turned on and a good resistance when turned off. This reduces leakage power when inactive and when the circuit is operating in standby mode [28].

Proposed Work

The proposed D flip-flop design is an improvement over the LRFF (Logic Structure Reduced Flip-Flop) design with significantly improved power consumption. The GALEOR technique is used in Design-I to reduce leakage power loss through the inverter (the output gate of the flip-flop). In the proposed design, two transistors are introduced between the n-MOS and p-MOS of the output inverter, as shown in Figure 10. When IN=0, the n-MOS is in off condition. Thus at node y the voltage becomes close to Vdd. This in turn switches off the gated leakage p-MOS transistor. As a result a two transistor stack is formed which decreases the flow of leakage current. Similarly when IN=1, the p-MOS transistor is turned off. A voltage close to 0, formed at node lower the power dissipation.

Journal of Electronics, Computer Networking and Applied Mathematics ISSN: 2799-1156

Vol: 01, No. 02, Oct - Nov 2021 http://journal.hmjournals.com/index.php/JECNAM DOI: https://doi.org/10.55529/jecnam.12.18.27





Fig.9 ONOFIC technique

Design-II

In the second proposed design, On/Off logic (ONOFIC) technique has been employed. It uses single threshold voltage transistors. An additional logic is added in the output inverter, which is controlled by the input combinations. The ONOFIC logic circuit has an n-MOS and a p-MOS transistor connected in a way shown in Fig.10. In the ONOFIC logic block, the connections are made such that when the inverter input is logic low, both the n-MOS and p-MOS transistors of

ONOFIC logic are turned off. This increases the resistance of the path from VDD to ground. When the inverter input is logic high, both the n-MOS and p-MOS transistors of ONOFIC logic are turned on and a logic low is achieved at the output. Thus, there is a decline in power dissipated by the circuit without any degradation in the output logic levels.



Fig.10 Arrangement of gated leakage transistors (GLT)

2. EXPERIMENTAL RESULTS

The proposed D flip-flop design was implemented using 90nm MOSFET technology and evaluated using Cadence Virtuoso tools. Simulated power level at 500MHz frequency at 27°C. The power loss of the proposed Design-I at 100% switching activity is 35.61% lower than that of the L RFF design. In transient response, the output waveform has a reduced voltage wing. Compared to Design I, the second proposed design addresses the reduced output voltage swing at the cost of almost no power increase. Compared with LRFF, the power loss of the proposed Design II is reduced by 34.36%. Table 3 shows the average power loss, delay, and comparison between the PDP-based LRFF design and the proposed design a shown in Figures 11 and 12.

Copyright The Author(s) 2021. This is an Open Access Article distributed under the CC BY license. (<u>http://creativecommons.org/licenses/by/4.0/</u>) 23

Journal of Electronics, Computer Networking and Applied Mathematics ISSN: 2799-1156 Vol: 01, No. 02, Oct - Nov 2021 http://journal.hmjournals.com/index.php/JECNAM DOI: https://doi.org/10.55529/jecnam.12.12.27





Fig.11 Simulation wave forms of LRFF



(b)

Fig12.Simulation wave forms of the proposed D FlipFlops (a)Design-I (b) Design-II.

3. CONCLUSIONS

This paper proposes a new flip-flop design that integrates GALEOR and ONOFIC techniques to improve power performance. By introducing only two gated leakage transistors in design-I and ON OFIC logic in design-II, the average power consumed by the circuit got reduced by 35.61% and 34.36% as compared to the previous design. These designs can be used in constructing register files, shift registers, counters, frequency dividers and other flip flop. The outcomes indicate that the proposed flipflop designs can be used in nano scale.

Journal of Electronics, Computer Networking and Applied Mathematics ISSN: 2799-1156 Vol: 01, No. 02, Oct - Nov 2021 <u>http://journal.hmjournals.com/index.php/JECNAM</u> DOI: https://doi.org/10.55529/jecnam.12.12.27



4. **REFERENCES**

- 1. Manikandan, A., & Jamuna, V. (2017a). Fault Tolerant Parallel Filters Based On Error Correction Codes. Journal of Advanced Research in Dynamical and Control Systems, 9(2), 1399–1404.
- 2. Manikandan, A., & Nirmal Kumar, P. (2017). Network-On-Chip by using Power Reduction Technique. International Journal of Control Theory and Applications, 10(12), 265–269.
- 3. Manikandan, A., & Nithya, P. (2017). Low-Power Content Addressable Memory Based on Sparse Clustered Networks. Journal of Chemical and Pharmaceutical Sciences, 302– 304.
- 4. Manikandan, A., & Nirmal Kumar, P. (2017). Network-On-Chip by using Power Reduction Technique. International Journal of Control Theory and Applications, 10(12), 265–269.
- S. Dhanasekaran, T. Thamaraimanalan, V.Anandkumar and A. Manikandan, "Analysis And Design Of Fir Filter Using Modified Carry Look Ahead Multiplier," International Journal Of Scientific & Technology Research, Vol. 09, Issue No.03, 2020, pp. 1336-1339.
- Ashokkumar, N., Nagarajan, P., Venkatramana, P. (2020). 3D(Dimensional)—Wired and Wireless Network-on-Chip (NoC). In: Ranganathan, G., Chen, J., Rocha, Á. (eds) Inventive Communication and Computational Technologies. Lecture Notes in Networks and Systems, vol 89. Springer, Singapore. https://doi.org/10.1007/978-981-15-0146-3_12.
- N. Ashok Kumar, G. Shyni, Geno Peter, Albert Alexander Stonier, Vivekananda Ganji, "Architecture of Network-on-Chip (NoC) for Secure Data Routing Using 4-H Function of Improved TACIT Security Algorithm", Wireless Communications and Mobile Computing, vol. 2022, Article ID 4737569, 9 pages, 2022. https://doi.org/10.1155/2022/4737569
- 8. Ashokkumar N, Kavitha A. An Efficient and Novel Design of Loop filter Charge Pump and VCO for PLL using CMOS technology. International Journal of Engineering & Technology. 2018;7(3.1):39-41.
- Ashokkumar, N., Nagarajan, P., Vithyalakshmi, N., Venkataramana, P. (2019). Quad-Rail Sense-Amplifier Based NoC Router Design. In: Hemanth, J., Fernando, X., Lafata, P., Baig, Z. (eds) International Conference on Intelligent Data Communication Technologies and Internet of Things (ICICI) 2018. ICICI 2018. Lecture Notes on Data Engineering and Communications Technologies, vol 26. Springer, Cham. https://doi.org/10.1007/978-3-030-03146-6_170.
- N. A. Kumar, P. Nagarajan, M. S. L, J. Arockia Dhanraj and T. S. Kumar, "Analysis of Millimeter-Wave based on Multichannel Wireless Networks-on-Chip," 2022 International Conference on Electronics and Renewable Systems (ICEARS), 2022, pp. 405-409, doi: 10.1109/ICEARS53579.2022.9752077.
- 11. P. Nagarajan, N. A. Kumar, J. Arockia Dhanraj, T. S. Kumar and M. Sundari L, "Delay



Flip Flop based Phase Frequency Detector for Power Efficient Phase Locked Loop Architecture," 2022 International Conference on Electronics and Renewable Systems (ICEARS), 2022, pp. 410-414, doi: 10.1109/ICEARS53579.2022.9752249.

- 12. Neelima, K., Ashok Kumar Nagarajan, and Neeruganti Vikram Teja. "Digital Twin Technology Characteristics Design Implications and Challenges for Healthcare Applications." Advancement, Opportunities, and Practices in Telehealth Technology. IGI Global, 2022. 105-115.
- 13. Natarajan V, Nagarajan AK, Pandian N, Savithri VG. Low Power Design Methodology. Very-Large-Scale Integration. 2018 Feb 16:47.
- 14. Kumar, N. Ashok, S. Vishnu Priyan, P. Venkatramana, and Durgesh Nandan. "Routing Strategy: Network-on-Chip Architectures." In VLSI Architecture for Signal, Speech, and Image Processing, pp. 167-197. Apple Academic Press, 2022.
- 15. Ashokkumar, N., P. Nagarajan, and S. Ravanaraja. "Survey Exploration of Network-on-Chip Architecture." (2009).
- AshokKumar N, Nagarajan P, Selvaperumal S, Venkatramana P. Design challenges for 3 dimensional network-on-chip (NoC). InInternational Conference on Sustainable Communication Networks and Application 2019 Jul 30 (pp. 773-782). Springer, Cham.
- 17. Ashokkumar, N., and A. Kavitha. "Transition level energy consumption of NoC (network-on-chip) using data encoding techniques." 2015 2nd International Conference on Computing for Sustainable Global Development (INDIACom). IEEE, 2015.
- Kavitha, T. & Reddy, K. & Sravani, J. (2021). Performance Investigation of Fiber to the Home (FTTH) Ingress Network Based on GPON with Optisystem. 10.1007/978-981-15-5029-4_9.
- 19. Arulmary, A., Rajamani, V., & Kavitha, T. (2020). Study of uniformly doped nano scale single-walled CNTFET under dark and illuminated conditions. Microelectron. J., 104, 104889.
- 20. Kavitha, T., & Pavani, R. (2019). Dense wavelength division multiplexing using dispersion fibre with erbium doped fiber amplifier. International Journal of Innovative Technology and Exploring Engineering, 8.
- 21. Kayalvizhi, B., Anies Fathima, N., & Kavitha, T. (2015). Booth recoded Wallace Tree multiplier using and based digitally controlled delay lines. ARPN Journal of Engineering and Applied Sciences, 10, pp.2707–2713.
- 22. Kiruthika, R., Kavitha, T., & Aravintha, R. (2015). Clock gating optimization technique using buffer gates. International Journal of Applied Engineering Research. 10(20), pp.17940–17944.
- 23. Abrose, N., & Banu, T.Kavitha. (2015). A two dimensional threshold voltage analytical modelling and simulation of multigate MOSFETs for low power VLSI applications. International Journal of Applied Engineering Research. 10(20), pp.17355–17359.
- 24. Nagarajan, P., Kavitha, T., & Venkatraman, P. (2020). Design and evaluation of power efficient shift register featuring low power automatic manufacturing systems. Solid State Technology. 63(5).
- 25. S. Dhanasekaran, T. Thamaraimanalan, R. SudhaAnandhi and A. Mohanapriya,

Journal of Electronics, Computer Networking and Applied Mathematics ISSN: 2799-1156 Vol: 01, No. 02, Oct - Nov 2021 http://journal.hmjournals.com/index.php/JECNAM DOI: https://doi.org/10.55529/jecnam.12.12.27



"Comparative Analysis of Low Power and High Speed Performance in 8-bit Different Multipliers," Journal of Advanced Research in Dynamical & Control Systems, Vol. 10, 04-Special Issue, 2018, pp. 89-93.

- 26. S. Dhanasekaran, N.Ragavi, Yamini.E. (2014). Implementation of low power Low noise probabilistic-based logic designs. International Journal of Computer Science and Mobile Computing. vol.3(10). pp. 840-844.
- 27. Ushus George, S. Dhanasekaran. (2014). A Novel Design Approach to Achieve Fault Coverage in Sequential Circuits. International Journal of Engineering Science and Innovative Technology.vol 3(1).